

What is claimed is:

- 1 1. A circuit comprising:
2 a shift register connected to an input node, the shift register including a
3 plurality of register cells;
4 a select circuit connected to a subset of the plurality of register cells through a
5 number of select lines, the select circuit including an output node; and
6 a controller connected to the select circuit and the register cells to configure
7 the register cells to select only one of the select lines to be a part of a conductive path
8 connected between the input node and the output node.
- 1 2. The integrated circuit of claim 1, wherein the number of register cells equals $2M-1$,
2 where M is a maximum number of bit time intervals of misalignment of a parallel bus
3 that connects to the integrated circuit.
- 1 3. The integrated circuit of claim 1, wherein the number of select lines equals a
2 maximum number of bit time intervals of misalignment of a parallel bus that connects
3 to the integrated circuit.
- 1 4. The integrated circuit of claim 1, wherein the select circuit includes:
2 an encoder including a plurality of inputs connected to the select lines, and a
3 plurality of encoder outputs; and
4 a multiplexer including a plurality of inputs connected to the select lines, a
5 plurality of multiplexer inputs connected to the encoder outputs, and a multiplexer
6 output connected to the output node of the select circuit such that the multiplexer is set
7 to pass only data bits to the multiplexer output node from a select line that is configured
8 by the controller.
- 1 5. The integrated circuit of claim 1 further comprising a logic circuit connected to
2 the register cells to perform a logic function on data held in the register cells.

- 1 6. The integrated circuit of claim 5, wherein the logic circuit includes:
2 a calculation unit to perform a logic function on a plurality of bits;
3 a plurality of memory units to store results from the logic function;
4 a counter to count values stored in the memory units; and
5 a detect logic responsive to the counter to generate a rotation number, the
6 rotation number being used to rotate the data held in the register cells.
- 1 7. The integrated circuit of claim 6, wherein the logic function performs an OR
2 function.
- 1 8. The integrated circuit of claim 7, wherein the memory units are arranged in rows
2 and columns, wherein the memory units in the same row form a shift register.
- 1 9. The integrated circuit of claim 8, wherein the counter includes a plurality of
2 counter memory units, each of the counter memory units being connected to one shift
3 register.
- 1 10. An integrated circuit comprising:
2 a plurality of input nodes to receive a plurality of input bits;
3 a plurality of output nodes to provide a plurality of output bits;
4 a plurality of register circuits, each of the register circuits being connected
5 between one of the input nodes and one of the output nodes;
6 a logic circuit connected to the register circuits to perform a logic function on
7 a plurality of bits held by the register circuits; and
8 a controller to configure the register circuits based on a result from the logic
9 circuit to align the plurality of output bits provided by one output node with a plurality
10 of output bits provided by other output nodes when the plurality of input bits received at
11 the input nodes are misaligned by one or more bit time intervals.

1 11. The integrated circuit of claim 10, wherein each of the register circuits includes a
2 number of register cells, wherein the number of register cells equals $2M-1$, where M is a
3 maximum number of bit time intervals of misalignment of a parallel bus that connects
4 to the integrated circuit.

1 12. The integrated circuit of claim 11, wherein each of the register circuits further
2 includes a select circuit connected to a subset of the number of register cells through a
3 number of select lines.

1 13. The integrated circuit of claim 12, wherein the number of select lines equals a
2 maximum number of bit time intervals of misalignment of a parallel bus that connects
3 to the integrated circuit.

1 14. The integrated circuit of claim 13, wherein the logic circuit includes:
2 a calculation unit to perform a logic function on a plurality of bits;
3 a plurality of memory units to store results from the logic function;
4 a counter to count values stored in the memory units; and
5 a detect logic to determine results from the counter and to generate a rotation
6 number, the rotation number being used to rotate data held in the number of register
7 cells.

1 15. The integrated circuit of claim 10, wherein the logic function performs an OR
2 function.

1 16. The integrated circuit of claim 14, wherein the memory units are arranged in rows
2 and columns, wherein the memory units in the same row form a shift register.

1 17. The integrated circuit of claim 14, wherein the counter includes a plurality of
2 counter memory units, each of the counter memory units being connected to one shift
3 register.

1 18. A system comprising:
2 a parallel bus including a plurality of bus lines to carry a plurality of bits on
3 each of the bus lines; and
4 a first integrated circuit including a plurality of register circuits, each of the
5 register circuits being connected to one of the bus lines, and each of the register circuits
6 including,
7 a shift register connected to an input node, the shift register including a
8 plurality of register cells,
9 a select circuit connected to a subset of the number of register cells
10 through a number of select lines, the select circuit including an output node, and
11 a controller connected to the select circuit and the register cells to
12 configure the register cells to select only one of the select lines to be a part of a
13 conductive path connected between the input node and the select circuit output node.

1 19. The system of claim 18 further comprising a second integrated circuit connected
2 to the parallel bus.

1 20. The system of claim 19, wherein the parallel bus is formed on a circuit board, and
2 the first and second integrated circuits are located in the circuit board.

1 21. The system of claim 19 further comprising:
2 a first circuit board, wherein the parallel bus is formed on the first circuit
3 board and the first integrated circuit is located on the first circuit board; and
4 a second circuit board, wherein the second integrated circuit is located on the
5 second circuit board, the second circuit board being inserted into a bus slot that connects
6 to the parallel bus.

1 22. The system of claim 19, wherein the first and second integrated circuits are
2 located on separate circuit boards, and the parallel bus is not formed on the first or
3 second circuit boards.

1 23. A method of aligning bits on a parallel bus, the method comprising:
2 receiving at each of a plurality of registers a plurality of training bits
3 transmitted on each of a plurality of bus lines of a parallel bus during an initialization
4 process;
5 determining an actual number of bit time intervals of misalignment among the
6 plurality of training bits during transmission on the parallel bus lines based on the
7 plurality of training bits; and
8 configuring the registers based on the actual number of bit time intervals of
9 misalignment to align subsequent functional bits transmitted on each of the bus lines of
10 the parallel bus after the initialization process, in which the subsequent functional bits
11 are misaligned by at least one bit time interval during transmission on the parallel bus.

1 24. The method of claim 23, wherein receiving a plurality of training bits includes
2 receiving a pattern of bits, the pattern of bits including a bit that represents a first logic
3 value and a plurality of bits that represents a second logic value.

1 25. The method of claim 23, wherein receiving a plurality of training bits includes
2 receiving a pattern of bits, the pattern of bits including a bit that represents a first logic
3 value and $2M-2$ number of bits that represents a second logic value, wherein M is the
4 maximum number of bit time intervals of misalignment that the integrated circuit can
5 tolerate.

1 26. The method of claim 23, wherein determining an actual number of bit time
2 intervals of misalignment includes:
3 performing a logic function on each bit position of each of the registers to
4 produce a plurality of resultant bits;

5 generating an array of bits based on the resultant bits; and
6 selecting a row of bits from the array of bits.

1 27. A method of aligning bits on a parallel bus, the method comprising:
2 loading a plurality of training bits transmitted on each of a plurality of bus
3 lines into each of a plurality of registers;
4 performing a logic function on the training bits loaded in the registers to
5 produce a plurality of resultant bits;
6 generating an array of bits based on the resultant bits;
7 determining a number of rotations based on the array of bits;
8 rotating the training bits in the plurality of registers based on the number of
9 rotations; and
10 configuring transmission paths between the plurality of bus lines and a
11 plurality of outputs based on logic values of bits in the registers.

1 28. The method of claim 27, wherein transmitting a plurality of training bits includes
2 transmitting a pattern of bits, the pattern of bits including a bit that represents a first
3 logic value and a plurality of bits that represents a second logic value.

1 29. The method of claim 27, wherein transmitting a plurality of training bits includes
2 transmitting a pattern of bits, the pattern of bits including one bit that represents a first
3 logic value and $2M-2$ number of bits that represents a second logic value, wherein M is
4 a maximum number of bit time intervals of misalignment that the integrated circuit can
5 tolerate.

1 30. The method of claim 27, wherein generating an array of bits includes generating a
2 $2M-1$ by $2M-1$ array of bits, wherein M is a maximum number of bit time intervals of
3 misalignment of the parallel bus.